AMD SDA3000AI02BA Datasheet Page 30

  • Download
  • Add to my manuals
  • Print
  • Page
    / 102
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 29
18 Power Management Chapter 4
AMD Sempron™ Processor Model 10 Data Sheet 31993A-1 September 2004
AMD Preliminary Information
4.3 Clock Control
The processor implements a Clock Control (CLK_Ctl) MSR
(address C001_001Bh) that determines the internal clock
divisor when the AMD Athlon system bus is disconnected.
Refer to the AMD Athlon™ and AMD Duron™ Processors BIOS,
Software, and Debug Developers Guide, order# 21656, for more
details on the CLK_Ctl register.
Page view 29
1 2 ... 25 26 27 28 29 30 31 32 33 34 35 ... 101 102

Comments to this Manuals

No comments