AMD HD8650WCGHBOX Datasheet download pdf (Page 21)

Product Errata 21

Revision Guide for AMD Family 10h Processors

41322 Rev. 3.16 February 2008

178 Default RdPtrInit Value Does Not Provide Sufficient Timing

Margin

Description

Insufficient separation of the read pointer and write pointer in the synchronization FIFO can lead to

setup violations in the transmit FIFO.

Potential Effect on System

The setup violations may lead to data corruption.

Suggested Workaround

BIOS should program F2x[1, 0]78[3:0] (RdPtrInit) to 4’h5.

Fix Planned

Yes

1 2 ... 16 17 18 19 20 21 22 23 24 25 26 ... 47 48

No comments

AMD HD8650WCGHBOX Datasheet Page 21